Ab dem 31. Januar stellt buchhandel.de die Verkaufsfunktion ein!

Bitte sichern Sie alle notwendigen Daten, wie etwa Rechnungen oder Ihre Wunschliste in Ihrem Kundenprofil.
Weitere Informationen finden Sie hier: https://www.buchhandel.de/info/hilfe.
Suche ›

Hierarchical Modeling for VLSI Circuit Testing

Springer US,
139,05 € Lieferbar in 2-3 Tagen
Dieses Produkt ist auch verfügbar als:


Test generation is one of the most difficult tasks facing the designer of complex VLSI-based digital systems. Much of this difficulty is attributable to the almost universal use in testing of low, gate-level circuit and fault models that predate integrated circuit technology. It is long been recognized that the testing prob lem can be alleviated by the use of higher-level methods in which multigate modules or cells are the primitive components in test generation; however, the development of such methods has proceeded very slowly. To be acceptable, high-level approaches should be applicable to most types of digital circuits, and should provide fault coverage comparable to that of traditional, low-level methods. The fault coverage problem has, perhaps, been the most intractable, due to continued reliance in the testing industry on the single stuck-line (SSL) fault model, which is tightly bound to the gate level of abstraction. This monograph presents a novel approach to solving the foregoing problem. It is based on the systematic use of multibit vectors rather than single bits to represent logic signals, including fault signals. A circuit is viewed as a collection of high-level components such as adders, multiplexers, and registers, interconnected by n-bit buses. To match this high-level circuit model, we introduce a high-level bus fault that, in effect, replaces a large number of SSL faults and allows them to be tested in parallel. However, by reducing the bus size from n to one, we can obtain the traditional gate-level circuit and models.


Titel: Hierarchical Modeling for VLSI Circuit Testing
Autoren/Herausgeber: Debashis Bhattacharya, John P. Hayes
Aus der Reihe: The Springer International Series in Engineering and Computer Science
Ausgabe: 1990

ISBN/EAN: 9780792390589

Seitenzahl: 160
Format: 23,5 x 15,5 cm
Produktform: Hardcover/Gebunden
Gewicht: 940 g
Sprache: Englisch

buchhandel.de - Newsletter
Möchten Sie sich für den Newsletter anmelden?

Bitte geben Sie eine gültige E-Mail-Adresse ein.
Lieber nicht