Erweiterte
Suche ›

Multi-Net Optimization of VLSI Interconnect

Springer New York,
Buch
96,29 € Lieferbar in 2-3 Tagen
Dieses Produkt ist auch verfügbar als:

Kurzbeschreibung

This book examines design and migration methodologies for optimizing multi-net wire structures in advanced VLSI interconnects, covering scaling-dependent models for interconnect power, interconnect delay and crosstalk noise, plus design optimization problems.

Details
Schlagworte
Autor
Hauptbeschreibung

Titel: Multi-Net Optimization of VLSI Interconnect
Autoren/Herausgeber: Konstantin Moiseev, Avinoam Kolodny, Shmuel Wimer
Ausgabe: Softcover reprint of the original 1st ed. 2015

ISBN/EAN: 9781493942626

Seitenzahl: 233
Format: 23,5 x 15,5 cm
Produktform: Taschenbuch/Softcover
Gewicht: 391 g
Sprache: Englisch

Konstantin Moiseev received the B.Sc., M.Sc. in Computer Engineering and Ph.D. in Electrical Engineering from the Technion – Israel Institute of Technology, Haifa, Israel in 2001, 2006 and 2011, respectively. Since 2006 he has been working with Intel Israel Design Center, Haifa, Israel. His general interests include computer-aided design systems, combinatorial optimization, heursitic methods, VLSI system design and interconnect design.Avinoam Kolodny is an associate professor of electrical engineering at Technion –Israel Institute of Technology. He joined Intel after completing his doctorate in microelectronics at the Technion in 1980. During twenty years with the company he was engaged in diverse areas including non-volatile memory device physics, electronic design automation and organizational development.  He pioneered static timing analysis of processors, served as Intel’s corporate CAD system architect at the introduction of logic synthesis, and was manager of Intel’s performance verification CAD group in Israel. He has been a member of the Faculty of Electrical Engineering at the Technion since 2000. His current research is focused primarily on interconnect issues in VLSI systems, covering all levels from physical design of wires to networks on chip and multi-core system architecture. Shmuel Wimer received the B.Sc. and M.Sc. degrees in mathematics from Tel-Aviv University, Tel-Aviv, Israel, and the D.Sc. degree in electrical engineering from the Technion-Israel Institute of Technology, Haifa, Israel, in 1978, 1981 and 1988, respectively. He worked for thirty two years at industry in R&D, engineering and managerial positions. From 1999 to 2009 he was with Intel Design Center in Haifa Israel, where he was responsible for the development, implementation and execution of Intel's microprocessors physical layout design migration (aka Tick-Tock). Prior to that, he worked for IBM, National Semiconductor and Israeli Aerospace Industry (IAI). He is presently an Associate Professor with the Engineering Faculty of Bar-Ilan University, and an Associate Visiting Professor with the Electrical Engineering Faculty, Technion. He is interested in VLSI circuits and systems design optimization and combinatorial optimization.

This book covers layout design and layout migration methodologies for optimizing multi-net wire structures in advanced VLSI interconnects. Scaling-dependent models for interconnect power, interconnect delay and crosstalk noise are covered in depth, and several design optimization problems are addressed, such as minimization of interconnect power under delay constraints, or design for minimal delay in wire bundles within a given routing area. A handy reference or a guide for design methodologies and layout automation techniques, this book provides a foundation for physical design challenges of interconnect in advanced integrated circuits.

buchhandel.de - Newsletter
Möchten Sie sich für den Newsletter anmelden?


Bitte geben Sie eine gültige E-Mail-Adresse ein.
Lieber nicht